Definitely, you can bottleneck the MCU by just using lots of delay lines on SDRAM, also this is very informative post about solving the same problem.
But you should start measuring MCU utilization before discussing performance issues, otherwise you may be optimizing prematurely. Also, H7 is a fairly complex MCU, there are other memory regions besides SRAM/SDRAM that can be used with lower latency.